Dual core ESP32-S3 with vector instructions for machine learning, native USB and BLE 5. The most capable Espressif part for on-device inference.
This entry is draft and has not been confirmed against physical hardware. A conforming tool will refuse to provision it. The datasheet is the authority, not this page.
| Cpu | Xtensa dual-core LX7 @ 240MHz |
|---|---|
| Ram | 512KB SRAM plus 8MB PSRAM |
| Has gpu | No |
| Has npu | No |
| Has tpu | No |
| Storage | 8MB Flash |
| Gpio pins | 45 |
| Board type | Microcontroller |
| Adc channels | 20 |
| Dac channels | 0 |
| Manufacturer | Espressif |
| Model number | ESP32-S3-DevKitC-1 |
| Pwm channels | 8 |
| Datasheet url | https://docs.espressif.com/projects/esp-idf/en/latest/esp32s3/hw-reference/esp32s3/user-guide-devkitc-1.html |
| Operating voltage | 3.3V |
| Model | micropython |
|---|---|
| Flash | usb-native |
| Attachment | gpio-header |
| Network | wifi, bluetooth |
| MQTT client | umqtt.simple |
| Accelerator | dsp |
|---|---|
| Usable memory | - |
| Runs an LLM | No |
| Max model | - |
| On-device ML | Yes |
| Key | esp32-s3-devkitc-1 |
|---|---|
| Status | Draft |
| Revision | 1 |
| Registry | 0.3.0 |
Pre-registering for the IntelliConnect Beta provides early access to infrastructure features, the development roadmap, and early-adopter pricing tiers.
Access to the broker, MCPs, rule engine, and developer console during launch phase.
Direct communication channel with the engineering team for integration assistance.
Beta testers secure specialized pricing tiers for both Enterprise and Maker accounts.