ESP32 in a finished enclosure with a 2 inch capacitive touch screen, battery, speaker and real time clock. A device rather than a bare board.
This entry is draft and has not been confirmed against physical hardware. A conforming tool will refuse to provision it. The datasheet is the authority, not this page.
| Cpu | Xtensa dual-core LX6 @ 240MHz |
|---|---|
| Ram | 520KB SRAM plus 8MB PSRAM |
| Has gpu | No |
| Has npu | No |
| Has tpu | No |
| Storage | 16MB Flash |
| Weight g | 52 |
| Gpio pins | 10 |
| Board type | Microcontroller |
| Adc channels | 4 |
| Dac channels | 0 |
| Manufacturer | M5Stack |
| Model number | Core2 |
| Pwm channels | 16 |
| Datasheet url | https://docs.m5stack.com/en/core/core2 |
| Dimensions mm | 54 x 54 x 16 |
| Operating voltage | 3.3V |
| Model | arduino-sketch |
|---|---|
| Flash | usb-serial |
| Attachment | gpio-header |
| Network | wifi, bluetooth |
| MQTT client | umqtt.simple |
| Accelerator | none |
|---|---|
| Usable memory | - |
| Runs an LLM | No |
| Max model | - |
| On-device ML | Yes |
| Key | m5stack-core2 |
|---|---|
| Status | Draft |
| Revision | 1 |
| Registry | 0.3.0 |
Pre-registering for the IntelliConnect Beta provides early access to infrastructure features, the development roadmap, and early-adopter pricing tiers.
Access to the broker, MCPs, rule engine, and developer console during launch phase.
Direct communication channel with the engineering team for integration assistance.
Beta testers secure specialized pricing tiers for both Enterprise and Maker accounts.